LATE NEWS: Emerging Technologies and Low Power Subsystems Session
Session Type: Lecture
Session Code: A3L-D
Location: Salon A
Date & Time: Monday May 23, 2016 (14:30 - 16:00)
Chair: Eduard Alarcon,
Alyssa Apsel


    Papers are listed in the order they will be presented.

Add To
My Sched
2663 8 A Coupled Memcapacitor Emulator Based Relaxation Oscillator
Dongsheng Yu, Zhi Zhou, Herbert H. C. Iu, Tyrone Fernando
2714 8 The First Ever Real Bistable Memristor
Alon Ascoli, Ronald Tetzlaff, Leon Chua
2746 6 Enabling Quasi-Adiabatic Logic Arrays for Silicon and Beyond-Silicon Technologies
Valerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino
2673 1 An 8-Bit 900MS/S Two-Step SAR ADC
Po-Chao Huang, Yao-Sheng Hu, Hung-Yen Tai, Hsin-Shu Chen
2619 1 A 0.3V 0.705fJ/Conversion-Step 10-Bit SAR ADC with Shifted Monotonic Switching Scheme in 90nm CMOS
Sung-En Hsieh, Chih-Cheng Hsieh
2821 9 Design and Analysis of Rectifying and Regulating Rectifier with PWM and PFM Modes
Vamsi Talla, Josh Smith