Interface Circuits I Session
Session Type: Lecture
Session Code: C2L-E
Location: Salon B
Date & Time: Wednesday May 25, 2016 (13:00 - 14:30)
Chair: Rashid Rashidzadeh


    Papers are listed in the order they will be presented.

Add To
My Sched
1038 1.6 Design and Modeling of PLL-Based Clock and Data Recovery Circuits with Periodically Embedded Clock Encoding for Intra-Panel Interfaces
Hsi-En Liu, Chun-Jen Su, Chih-Kang Cheng, Wen-Kuen Liu
1054 1.6 A 83dB SNDR Low Power Readout ASIC for Piezoresistive Nanogauge Based Gyroscopes
Antonios Nikas, Olivier Leman, Haiyan Zhou, Jorge Lagos, Bakul Vinc...
1101 1.6 A Novel High-Voltage 5.5 V Resilient, Floating and Full-Scale 3.3 V Pulse-Triggered Level-Shifter
Nicolas Laflamme-Mayer, Mathieu Renaud
1334 1.6 PAM4 Receiver with Adaptive Threshold Voltage and Adaptive Decision Feedback Equalizer
Liangxiao Tang, Weixin Gai, Linqi Shi
1863 1.5 An Amplifier-Shared Inverter-Based MASH Structure Delta Sigma Modulator for Smart Sensor Interfaces
Mohammad Honarparvar, Mona Safi-Harb, Mohamad Sawan